

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMARKS PO Box 1450 Alexandra, Viganus 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/941,683	08/30/2001	Ren Uchida	1152-0282P	9224
2292	7590 05/27/2003			
BIRCH STEWART KOLASCH & BIRCH			EXAMINER	
PO BOX 747 FALLS CHURCH, VA 22040-0747			PATEL, PARESH H	
			ADTUNIT	DADED NUMBED

2829 DATE MAILED: 05/27/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
_	09/941,683	UCHIDA, REN			
Office Action Summary	Examiner	Art Unit			
,	Paresh Patel	2829			
The MAILING DATE of this communication ap					
Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a report of the period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statu. - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1 704(b) - Status		reply be timely filed ty (30) days will be considered timely NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133)			
1) Responsive to communication(s) filed on 30	August 2001				
2a) This action is FINAL . 2b) ⊠ T	his action is non-final.				
3) Since this application is in condition for allow	vance except for formal ma	Itters, prosecution as to the merits is			
closed in accordance with the practice unde Disposition of Claims		D. 11, 400 O.G. 210.			
4) Claim(s) <u>1-8</u> is/are pending in the application					
4a) Of the above claim(s) is/are withdra	awn from consideration.				
5) Claim(s) is/are allowed.					
6)⊡ Claım(s) <u>1-8</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/	or election requirement.				
Application Papers					
9) The specification is objected to by the Examin		cted to by the Evaminer			
10) The drawing(s) filed on <u>30 August 2001</u> is/are					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). 11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.					
12) The oath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a claim for foreign	an priority under 35 U.S.C.	§ 119(a)-(d) or (f).			
a) ⊠ All b) ☐ Some * c) ☐ None of:	gir priority and a second				
1. Certified copies of the priority documen	nts have been received.				
2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International E * See the attached detailed Office action for a lis	Bureau (PCT Rule 17.2(a)). st of the certified copies no	t received.			
14) Acknowledgment is made of a claim for domes	stic priority under 35 U.S.C	. § 119(e) (to a provisional application).			
 a) ☐ The translation of the foreign language p 15) ☐ Acknowledgment is made of a claim for dome 	rovisional application has b stic priority under 35 U.S.C	peen received. c. §§ 120 and/or 121.			
Attachment(s)					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 	5) Notice of	Summary (PTO-413) Paper No(s). Informal Patent Application (PTO-152)			

1 Art Unit: 2829

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant admitted prior art in view of Tamai et al. (US 6160533).

Regarding claim 1, Applicant admitted prior art (hereafter APA) in fig. 1-6 discloses: a testing method for semiconductor integrated circuits wherein,

in the testing method testing by a semiconductor testing apparatus having a comparison judgment circuit [60 or 70 or 7] judging a semiconductor integrated circuit [1 or 51 or 81] integrated with a plurality of DA converters [2-1 to 2-m] and a base voltage generation circuit [8] determining the gradation output voltage characteristics, by comparison of the gradation output voltages and reference voltages [see Analog Gradation voltage curve], wherein **the gradation level intervals to be the test objects** [e.g. interval of 2-1, 2-2 and 2-3 of fig. 1] are decided by the setting of different voltages [V1-V6] to be applied at the base power supply input terminals [terminals of 1 where V1-V6 applied] of said base voltage generation circuit [8]; and

said voltages are supplied at and between said base power supply input terminals from said semiconductor testing apparatus [7, terminals of 1 for V1-V6]; and

· Art Unit: 2829

by assigning correspondence between the input gradation data signals [signal from 6-1 to 6-x] of the gradation levels of that interval, and the gradation output voltages [output of 3-1 to 3-m], the gradation output voltage testing through said semiconductor testing apparatus is made to be digital judgment [using 60].

APA lacks assigning correspondence between the input gradation data signals [signal from 6-1 to 6-x] of the **gradation levels of that interval**, and the gradation output voltages [output of 3-1 to 3-m]. Tamai et al. (hereafter Tamai) discloses assigning correspondence between the input gradation data signals [see fig. 13] of the **gradation levels of that interval** [fig. 4, fig. 13, lines 44-52 of column 1 and 47-51 of column 2], and the gradation output voltages [see fig. 13]. It would have been obvious to one having ordinary skill in the art to test liquid crystal driver at that interval, in order to reduce size of driver and current consumption without using a complex circuit structure.

Regarding claim 2, Tamai discloses: a testing method for semiconductor integrated circuits according to claim 1, wherein, according to the voltages provided at and between the base power supply input terminals from said semiconductor testing apparatus, said base voltage generation circuit increases or decreases the neighboring gradation output potential differences of every analog voltage output of said semiconductor integrated circuit [see fig. 13].

Regarding claim 3, APA discloses: a testing method for semiconductor integrated circuits according to claim 1, wherein, by assigning correspondence between the voltage settings provided from said semiconductor testing apparatus and the input data,

· Art Unit: 2829

said DA converters and the base voltage generation circuit selectively test the output levels of the analog voltage outputs [fig. 4].

Regarding claim 4, APA discloses: a testing method for semiconductor integrated circuits according to claim 1, wherein, proving of the reliability of the test accuracy is made possible by treating the mutual relationship between the computation of the input data corresponding to every output voltage level and of the expectation values of the output voltages in the semiconductor integrated circuit specification and the setting of the output voltage expectation value levels, and the voltage judgment value levels of said comparison judgment circuit carrying out the judgment of the output voltages, and the change of the setting of the test numbers with time, altogether as address or parameter management [using 64].

Regarding claim 5, APA discloses: a testing device [60, 70, 51] for semiconductor integrated circuits [51, 81], wherein, in a judging testing apparatus [60, 70], through a comparison judgment circuit [51], a semiconductor integrated circuit integrated with a plurality of DA converters [2-1 to 2-m] and a base voltage generation circuit [8] determining the gradation output voltage characteristics, by comparison of said gradation output voltages and reference voltages[see Analog Gradation voltage curve],

APA lacks different voltages are output to the base power supply input terminal for the end of one side of the gradation level interval being the test object of said semiconductor integrated circuit, and the base power supply input terminal of the other end of said interval. Tamai in fig. 4 discloses different voltages are output to the base

Art Unit: 2829

power supply input terminal for the end of one side of the gradation level interval being the test object of said semiconductor integrated circuit, and the base power supply input terminal of the other end of said interval. It would have been obvious to one having ordinary skill in the art to test liquid crystal driver at that interval, in order to reduce size of driver and current consumption without using a complex circuit structure.

Regarding claim 6, Tamai in fig. 4 discloses: a testing device for semiconductor integrated circuits according to claim 5, wherein, said voltages are output to more than two base power supply input terminals including the base power supply input terminal at the end of at least one side of the gradation level interval being the test object of the semiconductor integrated circuits.

Regarding claim 7, Tamai in fig. 4 discloses: a testing device for semiconductor integrated circuits according to claim 5, wherein, base power supply input terminals not connected with the semiconductor testing apparatus are disposed in the gradation level interval being the test object of the semiconductor integrated circuit [terminal of AS1-AS8].

Regarding claim 8, Tamai in fig. 14 discloses: a testing device for semiconductor integrated circuits according to claim 5, wherein, more than two gradation level intervals being the test objects of the semiconductor integrated circuits are disposed [using ASW1 and ASW2].

* Art Unit: 2829

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paresh Patel whose telephone number is 703-306-5859. The examiner can normally be reached on M-F (8:30 to 4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 703-308-1233. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Paresh Patel May 6, 2003